Test socket with interposer for testing semiconductor components having contact balls

ABSTRACT

An interposer for electrically engaging semiconductor components having contact balls is provided. In a testing embodiment, the interposer configures a test socket for testing semiconductor components with different configurations of contact balls. In an assembly embodiment, the interposer can be used in the fabrication of an electronic assembly, to configure a substrate of the assembly for use with semiconductor components having different configurations of contact balls. The interposer includes a base having external contacts, an interconnect having contacts for electrically engaging the contact balls on the component, and an alignment member for aligning the component to the interconnect. The interconnect contacts can be made using semiconductor fabrication techniques for accommodating small, closely spaced contact balls on the components. In addition, conductors on the base and interconnect can have a “fan out” configuration, which permits contacts on the test socket, or substrate, to have a larger size and pitch than the contact balls on the component.

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a division of patent application Ser. No. 09/253,632 filed on Feb. 19, 1999, now U.S. Pat. No. 6,242,932 B1.

FIELD OF THE INVENTION

This invention relates generally to the testing and assembly of semiconductor components, such as semiconductor dice and packages having contact balls. More particularly, this invention relates to an interposer for electrically engaging semiconductor components having contact balls.

BACKGROUND OF THE INVENTION

Ball grid array technology is increasingly employed in the manufacture of high performance semiconductor components requiring a high input/output capability. A ball grid array semiconductor component includes external contacts in the form of balls arranged in a dense grid pattern (e.g., rows and columns). Exemplary ball grid array semiconductor components include BGA packages, chip scale packages, and bumped bare dice.

The balls in the ball grid array can have different shapes, such as spherical, hemispherical, or dome. Typically the balls comprise solder, which permits the semiconductor components to be surface mounted, or alternately flip chip mounted, to a mating component such as a printed circuit board.

Recent developments in ball grid array technology permit the balls to be made smaller and with tighter pitches. For example, for fine ball grid array (FGBA) components, the balls can have a diameter as small as about 0.127 mm (0.005 inch), and a center to center pitch as small as about 0.228 mm (0.008 inch). As the balls become smaller and closer, it becomes more difficult to make electrical connections with the balls for testing and for surface mounting the components in the fabrication of electronic assemblies.

For testing applications, sockets are typically employed to hold the components, and to make the temporary electrical connections with the contact balls on the components. The socket then interfaces with a test board, or other substrate, in electrical communication with test circuitry.

FIGS. 1A and 1B illustrates a prior art component 10 that includes contact balls 12. As used herein the term “contact balls” refers to external contacts on the component 10 in electrical communication with integrated circuits or other electrical elements contained on the component 10. The contact balls 12 can have any conventional shape that provides a raised contact surface. By way of example, representative shapes include spherical, hemispherical, dome, bump and conical. In addition, the contact balls 12 have a diameter “D” and a pitch “P”. A representative range for the diameter D can be from about 0.127 mm (0.005 inch) to 0.762 mm (0.030 inch). A representative range for the pitch P can be from about 0.228 mm (0.008 inch) to 2.0 mm (0.078 inch).

FIG. 2A illustrates a prior art test system 14 for testing the component 10. The test system 14 includes multiple sockets 16 mounted to test sites 22 on a test board 18. Each socket 16 is designed to hold a component 10.

As shown in FIG. 2B, the test sites 22 on the socket 16 include contacts 24 in electrical communication with test circuitry 20. The contacts 24 are adapted to make temporary electrical connections with the contact balls 12 on the component 10. In the embodiment illustrated in FIG. 2B the contacts 24 are mounted in openings 28 in the socket 16 and include y-shaped segments 26 that physically and electrically engage the contact balls 12. A force applying mechanism (not shown) associated with the socket 16 presses the component 10 against the contacts 24 with a force F. This permits native oxide layers on the contact balls 12 to be penetrated by the y-shaped segments 26. In addition to the y-shaped segments 26, the contacts 24 on the socket 16 also include terminal segments 30 that plug into electrical connectors 32 in the test board 18. As shown in FIG. 2C, the pitch P of the contacts 24 matches the pitch P (FIG. 1B) of the contact balls 12. As shown in FIG. 2D, the pitch P of the terminal segments 30 of the contacts 24 also matches the pitch P (FIG. 1B) of the contact balls 12. This type of contact 24 is sometimes described as a “straight through” contact.

Alternately, as shown in FIGS. 2E and 2F, another type of contact 24A is adapted to exert a force F on the contact balls 12. As shown in FIG. 2E, an opening 28A receives the contact ball 12 with the contact 24A in an unactuated position with a zero insertion force. As shown in FIG. 2F, actuation of the contact 24A presses the contact 24A against the contact ball 12 with a force F. The contact 24A can be constructed with a mechanical lever or rocker as is known in the art. This type of contact 24A is adapted to exert a wiping action on the contact ball 12 which breaks through native oxide layers.

One problem with the conventional socket 16 is that it is difficult to accommodate contact balls 12 having a pitch of less than about 0.65 mm. Specifically, the contacts 24 (or 24A) cannot be made as small, or as close, as the contact balls 12. This is especially true with sockets having “straight through” contacts 24. Also, components that mate with the socket 16, such as the test board 18, must include mating electrical connectors 32 for the contacts 24 (or 24A). The mating electrical connectors 32 may require more space to fabricate than the contacts 24 (or 24A), making fabrication of the test board 18 difficult.

Another problem with the conventional socket 16 is that the contacts 24 (or 24A) can only make electrical connections with one size and pitch of contact balls 12. Often times a component 10 will be initially manufactured with contact balls 12 having a relatively large size (e.g., 0.40 mm) and pitch (e.g., 1.0 mm). However, due to design and fabrication process improvements, the size and pitch of the contact balls 12 will shrink. This requires that the socket 16 be redesigned and replaced each time the component 10 changes. This type of socket 16 is expensive to make, and becomes more expensive as the size and pitch of the contact balls 12 decreases. The test boards 18 for the sockets 16 must also be redesigned to accommodate the replacement sockets. In general, redesign and replacement of the sockets and test boards represents a significant expense for semiconductor manufacturers.

The present invention is directed to an interposer which configures test sockets for testing components having different sizes and pitches of contact balls. In addition, the interposer permits test sockets to be constructed with external contacts having a pitch that is greater than a pitch of the contact balls on the component. The interposer can also be utilized in assembly applications for modifying electronic assemblies to accommodate components having different contact balls.

SUMMARY OF THE INVENTION

In accordance with the present invention, an interposer for electrically engaging semiconductor components having contact balls is provided. The interposer can be used to fabricate test sockets and test systems, and to perform test methods. In addition, the interposer can be used in the fabrication of electronic assemblies wherein semiconductor components having contact balls are mounted to a mating substrate, such as a printed circuit board.

The interposer, broadly stated, comprises: a base with external contacts; an interconnect on the base for electrically engaging contact balls on a semiconductor component; and an alignment member on the base for aligning the component to the interconnect.

In a test embodiment, the interposer configures a test socket for testing semiconductor components having contact balls. In addition, the interposer is interchangeable with other interposers adapted to electrically engage contact balls on other components. This permits the same test socket to be used with different interposers to test components having different configurations of contact balls. Accordingly, the interposer can be “tailored” for a particular component, while the test socket remains “universal” in character.

In an assembly embodiment, the interposer configures a substrate (e.g., PCB) of an electronic assembly for electrically engaging different types of semiconductor components. In this embodiment, the interposer surface mounts to the substrate and provides electrical interface between the substrate and the components. This allows the substrate to be modified to accept components having different configurations of contact balls. For example, an existing electronic assembly, such as a multi chip module, can be configured by the interposer to accept redesigned versions of semiconductor components.

The interconnect includes interconnect contacts in electrical communication with the external contacts on the base. The interconnect contacts make electrical connections with the contact balls on the component. In the test embodiment, the interconnect contacts can include conductive layers that will not form permanent bonds with the contact balls on the component. In the assembly embodiment, the interconnect contacts can include conductive layers, such as solder wettable metals, that will form permanent bonds with the contact balls.

Several different embodiments are provided for the interconnect contacts including: conductive pockets configured to retain and electrically engage the contact balls; conductive pockets having penetrating blades configured to penetrate the contact balls; conductive projections configured to retain and penetrate the contact balls; conductive pockets formed in a compliant layer; conductive pads having openings for retaining the contact balls; and patterns of conductive projections configured to retain the contact balls therebetween.

In each embodiment the interconnect contacts can be made small (e.g., 0.127 mm) and with a close pitch (e.g., 0.228 mm) using semiconductor circuit fabrication techniques, such as photolithography, etching and metallization processes. In addition, conductors on the interconnect and base of the interposer can have a “fan out” configuration. This permits the external contacts on the interposer base, and the mating contacts on the test socket or substrate, to have a greater pitch than the contact balls on the component. In addition, test socket contacts can have a “straight through” configuration.

The alignment member of the interposer includes a peripheral opening for aligning the semiconductor component to the interconnect. In addition, the alignment member can include alignment openings for aligning the contact balls on the component to the interconnect contacts. The alignment member can comprise a separate plate formed of silicon, ceramic, metal, epoxy or plastic, which is attached to the base of the interposer. Alternately, the alignment member can comprise a photoimageable polymer layer which is deposited on the base of the interposer, patterned with alignment openings, and then cured.

A test method performed in accordance with the invention includes the steps of: providing a test socket with the interposer, aligning and forming electrical connections with contact balls on the component using the interposer, and then applying test signals through the test socket and interposer to the component. The test method can also include the step of replacing the interposer with a second interposer configured for testing a second component, and then testing the second component by applying test signals through the test socket and second interposer.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a schematic side elevation view of a prior art semiconductor component having contact balls;

FIG. 1B is a bottom view of the component taken along section line 1B—1B of FIG. 1A;

FIG. 2A is a schematic plan view of a prior art test system for testing semiconductor components having contact balls;

FIG. 2B is a schematic cross sectional view taken along section line 2B—2B of FIG. 2A illustrating a test socket of the test system mounted to a test board;

FIG. 2C is a schematic cross sectional view taken along section line 2C—2C of FIG. 2B illustrating contacts on the test socket;

FIG. 2D is a schematic cross sectional view taken along section line 2D—2D of FIG. 2B illustrating terminal segments of the contacts on the test socket;

FIG. 2E is a schematic cross sectional view illustrating an alternate embodiment contact for the test system in an unactuated position;

FIG. 2F is a schematic cross sectional view of the alternate embodiment contact in an actuated position;

FIG. 3A is an enlarged schematic plan view of an interposer constructed in accordance with the invention;

FIG. 3B is a cross sectional view of the interposer taken along section line 3B—3B of FIG. 3A;

FIG. 4A is an enlarged cross sectional view taken along section line 4A—4A of FIG. 3A showing a contact on the interposer electrically engaging a contact ball on a component;

FIG. 4B is an enlarged cross sectional view equivalent to FIG. 4A of an alternate embodiment contact on the interposer;

FIG. 4C is an enlarged cross sectional view equivalent to FIG. 4A of another alternate embodiment contact on the interposer;

FIG. 4D is an enlarged cross sectional view equivalent to FIG. 4A of another alternate embodiment contact on the interposer;

FIG. 4E is an enlarged cross sectional view equivalent to FIG. 4A of another alternate embodiment contact on the interposer;

FIG. 4F is an enlarged cross sectional view equivalent to FIG. 4A of another alternate embodiment contact on the interposer;

FIG. 5 is a cross sectional view of an alignment member for the interposer of FIGS. 3A and 3B, shown separately;

FIG. 6A is a schematic cross sectional view of an alternate embodiment interposer having a deposited alignment member;

FIG. 6B is an enlarged schematic cross sectional view taken along section line 6B of FIG. 6A;

FIG. 7A is a schematic perspective view of a test system constructed in accordance with the invention;

FIG. 7B is a cross sectional view taken along section line 7B—7B of FIG. 7A illustrating a socket constructed in accordance with the invention; and

FIG. 8 is a schematic cross sectional view of an electronic assembly fabricated using an interposer constructed in accordance with the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to FIGS. 3A and 3B, an interposer 34 constructed in accordance with the invention is illustrated. The interposer 34 includes a base 36, an interconnect 38, and an alignment member 40. The interposer 34 can be used to fabricate a test socket 42 (FIG. 7A) for testing different types of semiconductor components 10.

The base 36 includes external contacts 44 adapted for electrical engagement by contacts 46 (FIG. 7A) on the test socket 42 (FIG. 7A). In addition, the base 36 includes conductors 48 and bond pads 50 in electrical communication with the external contacts 44. The base 36 also includes pockets 52 for retaining pins 54 on the alignment member 40.

The conductors 48 can be formed of highly conductive metals such as aluminum, iridium, copper, gold, tungsten, tantalum, molybdenum or alloys of these metals. The bond pads 50 can comprise a wire bondable metal, such as copper or aluminum. The conductors 48 can be formed on a surface of the base 36 using-a metallization process. In addition, the conductors 48 can be formed internally within the base 36 by deposition of a metal into etched or machined vias. As clearly shown in FIG. 3A, the conductors 48 “fan out” to the external contacts 44.

Preferably the base 36 comprises an electrically insulating material, such as a ceramic, or a glass filled resin (e.g. FR-4). In addition, the base 36 can be formed with required features, such as conductors 48, bond pads 50 and external contacts 44 using known processes employed in the manufacture of circuit boards and other electronic components.

As shown in FIGS. 3A and 3B, the interconnect 38 includes a substrate 56, and a pattern of interconnect contacts 58 on the substrate 56. The interconnect contacts 58 are adapted to make temporary electrical connections with the contact balls 12 on the component 10. Accordingly, the interconnect contacts 58 have a size and pitch which correspond to the size and pitch of the contact balls 12 on the component 10. In addition to the patterns of interconnect contacts 58, the interconnect 38 includes patterns of conductors 60 (FIG. 3A) on the substrate 56 in electrical communication with the interconnect contacts 58. The conductors 60 provide conductive paths to the interconnect contacts 58. As with the conductors 48 (FIG. 3A) on the base 36, the conductors 60 on the interconnect 38 can have a “fan out” configuration.

Preferably, the interconnect substrate 56 comprises silicon, which permits the interconnect contacts 58 and conductors 60 to be made using semiconductor fabrication techniques (e.g., photolithography, etching, metallization). In addition, with silicon, a coefficient of thermal expansion (CTE) of the interconnect 38 matches that of the component 10. However, the interconnect substrate 56 can also comprise ceramic, glass filled resin (e.g., FR-4), silicon-on-glass, or another semiconductor such as gallium arsenide.

Also, the interconnect substrate 56 is preferably thick enough to resist deflection and buckling during test procedures performed using the interposer 34. In addition, an electrically insulating layer 62 (FIG. 4A), such as SiO₂, polyimide, epoxy, plastic or BPSG can be formed on the interconnect substrate 56 to provide insulation for the interconnect contacts 58 and conductors 60.

The conductors 60 can be formed on a surface of the substrate 56 in a required pattern. Preferably, the conductors 60 comprise a highly conductive metal such as copper, aluminum, titanium, tantalum, tungsten, molybdenum or alloys of these metals. The conductors 60 can be formed as a single layer of metal, or as a multi metal stack, using a thin film metallization process (e.g., CVD, patterning, etching or electroplating). Alternately, a thick film metallization process (e.g., screen printing, stenciling) can be used to form the conductors 60.

The conductors 60 also include bond pads 64 located along the peripheral edges of the interconnect 38. Wires 66 are wire bonded to the bond pads 64 on the interconnect 38 and to the bond pads 50 on the base 36 to provide separate electrical paths therebetween. Preferably the bond pads 64 are located on recessed surfaces 68 (FIG. 3B) along the edges of the interconnect substrate 56 to provide clearance for the wires 66. Alternately, rather than wire bonding wires 66, TAB tape can be used to electrically connect the interconnect 38 to the base 36.

Referring to FIG. 4A, an interconnect contact 58 is illustrated in greater detail. The interconnect contact 58 includes a pocket 70 formed in the interconnect substrate 56, and a conductive layer 72 formed on the pocket 70. The pocket 70 can be etched by forming a mask (not shown) on the interconnect substrate 56, such as a photopatterned resist mask, and then etching the interconnect substrate 56 through openings in the mask, using an etchant. With the interconnect substrate 56 comprising silicon, a suitable etchant for performing the etch process comprises a solution of KOH.

A size and shape of the pocket 70 will be determined by the openings in the etch mask used to etch the interconnect substrate 56. The pocket 70 is sized and shaped to retain and electrically engage a single contact ball 12. A representative diameter, or width, of the pocket 70 can be from 2 mils to 50 mils or more. This diameter can be less than a diameter of the contact ball 12 so that only portions thereof will be contacted. A depth of the pocket 70 can be equal to or less than the diameter of the pocket 70. A pitch or spacing of the pocket 70 relative to adjacent pockets 70 will exactly match a pitch P (FIG. 1B) of the contact balls 12.

Still referring to FIG. 4A, the conductive layer 72 can comprise a layer of a highly conductive metal such as aluminum, titanium, nickel, iridium, copper, gold, tungsten, silver, platinum, palladium, tantalum, molybdenum or alloys of these metals. The conductive layer 72 can be formed on the insulating layer 62 to a desired thickness using a suitable metallization process (e.g., CVD, photopatterning, etching or electroplating). Peripheral edges 74 of the conductive layer 72 are adapted to penetrate native oxide layers on the contact balls 12 to contact the underlying metal.

In addition, the conductive layer 72 is in electrical communication with a selected conductor 60 (FIG. 3A) on the interconnect substrate 56. The conductive layers 72 and conductors 60 can be formed using a same metallization process or using different metallization processes. In addition, the conductive layers 72 and conductors 60 can be formed as multi-layered stacks of metals (e.g., bonding layer/barrier layer). Still further, the conductors 60 can be electrically insulated with an outer insulating layer (not shown)

Further details of the interconnect contact 58 are described in U.S. patent application Ser. No. 08/829,193, now U.S. Pat. No. 5,962,921, entitled “INTERCONNECT HAVING RECESSED CONTACT MEMBERS WITH PENETRATING BLADES FOR TESTING SEMICONDUCTOR DICE AND PACKAGES WITH CONTACT BUMPS”, incorporated herein by reference.

Referring to FIG. 4B, a second embodiment interconnect contact 58A is illustrated. The interconnect contact 58A includes a pocket 70A formed in a substrate 56A. In addition, the interconnect contact 58A includes an insulating layer 62A, and a conductive layer 72A. Each of these elements are substantially similar to the previously described elements of interconnect contact 58 (FIG. 4A).

The interconnect contact 58A also includes a penetrating blade 76 configured to penetrate into the contact ball 12 to form a low resistance electrical connection therewith. Further details of the interconnect contact 58A are described in previously cited U.S. patent application Ser. No. 08/829,193.

Referring to FIG. 4C, a third embodiment interconnect contact 58B comprises a projection formed integrally with a substrate 56B, which preferably comprises silicon or other etchable material. One method for forming the interconnect contact 58B is by etching the substrate 56B as described in U.S. Pat. No. 5,483,741, entitled “METHOD FOR FABRICATING A SELF LIMITING SILICON BASED INTERCONNECT FOR TESTING BARE SEMICONDUCTOR DICE”, which is incorporated herein by reference. The interconnect contact 58B includes a conductive layer 72B formed using a metallization process as previously described. The conductive layer 72B is in electrical communication with a selected conductor 60 (FIG. 3A) on the substrate 56B. In addition, an insulating layer 62B can be formed on the substrate 56B to electrically insulate the conductive layer 72B from the bulk of the substrate 56B.

The interconnect contact 58B is adapted to penetrate into the contact ball 12 to form an electrical connection therewith. In FIG. 4C, the interconnect contact 58B is shown as penetrating a center of the contact ball 12, forming a void therein. However, penetration can be along the peripheral edges of the contact ball 12 in which case a groove would be formed.

Referring to FIG. 4D, a fourth embodiment interconnect contact 58C comprises a pocket 70C covered with a conductive layer 72C in electrical communication with a selected conductor 60 (FIG. 3A), substantially as previously described. However in this embodiment, the pocket 70C is formed on an elastomeric layer 78 formed on a substrate 56C. The elastomeric layer 78 comprises a compliant polymer material that allows the interconnect contact 58C to move in the z-direction to accommodate variations in the size, location, and planarity in the contact balls 12.

Suitable materials for the elastomeric layer 78 include polyimide, photoimageable polyimide, polyester, epoxy, urethane, polystyrene, silicone and polycarbonate. These materials can be cast in place to a desired thickness using known processes such as spin on, by dispensing through a nozzle, or by molding. Alternately, these materials can be in the form of a tape, such as “KAPTON” tape, which can be applied to the substrate 56C using an adhesive layer. A representative thickness for the elastomeric layer 78 can be from 0.5 μm to 200 μm or more.

Referring to FIG. 4E, a fourth embodiment interconnect contact 58D includes an array of projections formed on a substrate 56D and configured to retain the contact ball 12 therebetween. By way of example, the contact 58D can include two, three, four or more projections spaced by a distance that is less than a diameter of the contact ball 12. The interconnect contact 58D also includes an insulating layer 62D and a conductive layer 72D which function substantially as previously described.

Referring to FIG. 4F, a fifth embodiment interconnect contact 58E comprises a conductive pad on a substrate 56E having an opening 80 for retaining the contact ball 12. As before, an insulating layer 62E insulates the contact 58E and associated conductor 48 (FIG. 3B).

Referring to FIG. 5, the alignment member 40 is illustrated separately. The alignment member 40 is adapted to align the component 10 with the interconnect 38 such that the contact balls 12 on the component 10 electrically engage the interconnect contacts 58. In the embodiment of FIG. 5, the alignment member 40 comprises a separate plate formed of silicon, ceramic, plastic, metal, epoxy or FR-4. The alignment member 40 includes an alignment opening 82 having a peripheral outline that is slightly larger than a peripheral outline of the semiconductor component 10. The alignment opening 82 includes sloped sidewalls, adapted to contact the outside edges of the component 10, to guide the component 10 onto the interconnect 38.

The alignment member 40 can also include pins 54, adapted for mating engagement with corresponding pockets 52 in the base 36. If desired, an adhesive can be used to secure the alignment member 40 to the base 36. In addition, the alignment member 40 can include recesses 84 shaped to enclose and protect the bond wires 66 (FIG. 3B), and associated wire bonds.

With the alignment member 40 formed of silicon, an anisotropic etch using KOH or other etchant can be performed to form the alignment opening. In addition, electrically insulating layers (e.g., SiO₂, Si₃N₄, polyimide etc.) can be formed on the alignment member 40 as required, using a deposition or growth process, to insulate the alignment member 43 or portions thereof. A suitable method for forming the alignment member 40 is described in U.S. Pat. No. 5,559,444, entitled “Method And Apparatus For Testing Unpackaged Semiconductor Dice”, incorporated herein by reference.

Referring to FIGS. 6A and 6B, an alternate embodiment interposer 34A is illustrated. The interposer 34A includes a base 36A and an interconnect 38A constructed substantially as previously described for base 36 (FIG. 3A) and interconnect 38 (FIG. 3A). In addition, the interconnect 38A includes contacts 58, formed substantially as previously described, for electrically engaging the contact balls 12.

The interposer 34A also includes a polymer alignment member 40A for aligning the component 10 to the interconnect 38A. The polymer alignment member 40A comprises a polymer material, such as epoxy or plastic, that is deposited on the base 36A in a viscous, or liquid state, and then hardened by curing. Preferably the polymer material comprises a photoimageable material, such as a thick film resist, such that a photolithographic process can be used to locate and then etch openings in the polymer material.

The alignment member 40A includes an alignment opening 82A sized and shaped to contact the peripheral edges of the component 10 to align the component 10 to the interconnect 38A. The alignment member 40A also includes a pattern of openings 86 formed in a polymer layer 88. The openings 86 are sized and shaped to align the contact balls 12 to the interconnect contacts 58. In addition, the polymer layer 88 encapsulates and protects bond wires 66 which provide electrical paths between the interconnect contacts 58 and external contacts 44A on the base 36A, substantially as previously described.

One suitable polymer for forming the alignment member 40A comprises a negative tone resist, which is blanket deposited to a desired thickness, exposed, developed and then cured. A suitable resist formulation is sold by Shell Chemical under the trademark “EPON RESIN SU-8”. Such a resist can be deposited to a thickness of from about 0.5-20 mils and then built up using successive layers to form the alignment member 40A with a desired thickness. A conventional resist coating apparatus, such as a spin coater, can be used to deposit the resist onto the base 36A. The deposited resist can then be “prebaked” at about 95° C. for about 15 minutes and exposed in a desired pattern using a conventional UV aligner with a dose of about 165 mJ/cm². Developing can be accomplished with a solution of PGMEA (propylenglycol-monomethylether-acetate). This can be followed by a hard bake at about 200° C. for about 30 minutes.

U.S. patent application Ser. No. 08/988,433, now U.S. Pat. No. 6,018,249, filed Dec. 11, 1997, entitled, “Test System With Mechanical Alignment For Semiconductor Chip Scale Packages And Dice”, which is incorporated herein by reference, describes a method for fabricating the polymer alignment member 40A, using the above resist formulation.

Rather than resist, the alignment member 40A can comprise a photoimageable polyimide which can be patterned using UV and then developed using a developer solution. Photosensitive polyimide compositions are commercially available, and are described in U.S. Pat. Nos. 5,589,319 and 5,616,448.

Referring to FIGS. 7A and 7B, a test system 90 (FIG. 7A) and a test socket 92 (FIG. 7B) constructed using the interposer 34 (FIG. 3B) are illustrated. As shown in FIG. 7A, the test system 90 includes a test board 98 in electrical communication with test circuitry 100. In addition, the test system 90 includes a plurality of test sockets 92 mounted to the test board 98 in electrical communication with the test circuitry 100.

As shown in FIG. 7B, the test socket 92 includes a cavity 94 wherein the interposer 34 is mounted. The test socket 92 also includes a socket base 102, and a plurality of contacts 96 in the socket base 102 for electrically engaging the external contacts 44 on the interposer base 36. The contacts 96 are “straight through” contacts substantially as previously described for contacts 24 (FIG. 2B). In addition, the contacts 96 include terminal segments 104 that electrically engage electrical receptacles 106 in the test board 98. The terminal segments 104 can be formed in a dense grid array such as a pin grid array (PGA). The contacts 96 also include y-shaped segments 108 located in openings 110 in the socket base 102. The y-shaped segments 108 are configured to electrically engage the external contacts 44 on the interposer base 36.

As also shown in FIG. 7B, the test socket 92 includes a force applying mechanism 112 for biasing the component 10 against the interconnect 38 of the interposer 38. The force applying mechanism 112 includes an elastomeric biasing member 114, a pressure plate 116, and clips 118.

The elastomeric biasing member 114 is compressed by the pressure plate 116 during assembly of the test socket 92 such that the component 10 is pressed against the interconnect 38. This pressure, or biasing force, maintains the temporary electrical connections between the contact balls 12 and the interconnect contacts 58. Representative materials for the biasing member 114 include silicone, butyl rubber, flourosilicone, and polyimide. A representative hardness for the biasing member 114 can be from about 30-90 (Shore A), and preferably about 60-70 (Shore A).

Alternately a metal or plastic spring can be used in place of the elastomeric biasing member 114. Also for some applications, the biasing member 114 can comprise an elastomeric polymer filled with conductive particles. For example, compounds can include silicone or fluorosilicone filled with conductive particles, such as C, Ag, Cu, Al, Cu, and Ni. Conductive polymer materials are commercially available from Chomerics.

The clips 118 comprise resilient members attached to the test board 98. Alternately the clips 118 can be attached to the test socket 92 rather than to the test board 98. The clips 118 are sized and shaped to retain the pressure plate on the test socket 92.

The interposer 34 is configured to align and electrically engage the component 12. In addition, the interposer 34 establishes electrical communication between the contact balls 12 on the component 10, and the contacts 96 on the test socket 92. For testing different types of components, the interposer 34 can be removed, and a second interposer mounted to the test socket 92. However, the configuration of the test socket 92, of the contacts 96 on the test socket 92, and of the electrical receptacles 106 on the test board 98 can remain the same (i.e., standardized). This permits the test socket 92 and test system 90 to be “universal” in character (i.e., adapted to test different types of components) while the interposer 34 is “customized” for a particular component.

Another advantage of the interposer 34 is that components having closely spaced (e.g., 0.228 mm) contact balls 12 can be electrically engaged by the interconnect 38. On the other hand, the “fan out” configuration of the interconnect 38 and interposer base 36 allow the pitch Pc (FIG. 7B) of the contacts 96 on the test socket 92, to be greater than the pitch P (FIG. 1B) of the contact balls 12 on the component 10 (i.e., Pc>P). This facilitates manufacture of the test socket 92.

Referring to FIG. 8, an electronic assembly 120 fabricated using an alternate embodiment interposer 34B is shown. The electronic assembly 120 includes a substrate 122, such as a printed circuit board (PCB), having a plurality of contacts 124 formed thereon. The interposer 34B is surface mounted to the substrate 122 with external contacts 44B on the interposer 34B bonded to the contacts 124 on the substrate 122. In-addition, the component 10 is mounted to the interposer 34B with the contact balls 12 on the component 10 bonded to the interconnect contacts 58F.

The interposer 34B is constructed substantially as previously described for interposer 34 (FIG. 3A). However, in this embodiment the interconnect contacts 58F comprise a metal configured for bonding to the contact balls 12 on the component 12. For example, with the contact balls 10 formed of solder, the interconnect contacts 58F can include an outer layer (e.g., conductive layer 72-FIG. 4A) formed of a solder wettable material, such as copper or aluminum. A solder reflow process can thus be used to bond the contact balls 12 to the interconnect contacts 58F. Similarly, the external contacts 44B on the interposer 34B can be formed of solder, and the contacts 124 on the substrate 122 formed of a solder wettable material.

The interconnect 34B can be used to configure the substrate 122 for electrical connection to the component 10. For example, the component 10 can be used to replace an outdated component that was originally surface mounted to the substrate 122.

Thus the invention provides an interposer for electrically engaging semiconductor components having contact balls. In illustrative embodiments, the interposer configures a test socket, or a substrate, for use with a particular type of semiconductor component having a particular contact ball configuration.

Although the invention has been described with reference to certain preferred embodiments, as will be apparent to those skilled in the art, certain changes and modifications can be made without departing from the scope of the invention as defined by the following claims. 

I claim:
 1. A test socket for testing a first semiconductor component having a plurality of first contact balls and a second semiconductor component having a plurality of second contact balls with a size or a pitch that are different than that of the first contact balls comprising: a socket base comprising a plurality of contacts; a first interposer adapted to configure the socket base for electrical communication with the first semiconductor component and a second interposer adapted to configure the socket base for electrical communication with the second semiconductor component; the first interposer comprising a plurality of first contacts in electrical communication with the contacts on the socket base configured to form temporary electrical connections with the first contact balls, the second interposer substantially similar and interchangeable with the first interposer and comprising a plurality of second contacts configured to form temporary electrical connections with the second contact balls.
 2. The test socket of claim 1 wherein the contacts on the socket base have a first pitch and the first contacts on the first interconnect have a second pitch.
 3. The test socket of claim 1 wherein the first contacts comprise conductive pockets.
 4. The test socket of claim 1 wherein the first contacts comprise conductive projections configured to penetrate the first contact balls.
 5. The test socket of claim 1 wherein the first contacts comprise an elastomeric layer and conductive pockets in the elastomeric layer.
 6. A test socket for testing a semiconductor component having a plurality of contact balls comprising: a socket base comprising a plurality of contacts with a first pitch; an interposer adapted to configure the socket base for testing the semiconductor component, the interposer comprising: an interposer base; a plurality of first contacts on the interposer base having the first pitch and configured for electrical communication with the contacts on the test socket; and an interconnect on the interposer base comprising a plurality of second contacts having a second pitch, the second contacts in electrical communication with the first contacts and configured to electrically engage the contact balls on the component.
 7. The test socket of claim 6 wherein the interposer further comprises an alignment member configured to align the component on the interconnect.
 8. The test socket of claim 6 wherein the second contacts comprise conductive pockets.
 9. The test socket of claim 6 wherein the first pitch of the first contacts is greater than the second pitch of the second contacts.
 10. A test socket for testing a semiconductor component having a plurality of contact balls comprising: a socket base comprising a plurality of contacts with a first pitch; an interposer on the socket base adapted to configure the socket base for testing the semiconductor component, the interposer comprising: an interposer base comprising a plurality of first contacts configured for mating electrical engagement with the contacts on the socket base; an interconnect on the interposer base comprising a plurality of second contacts in electrical communication with the first contacts and configured to electrically engage the contact balls on the component; and an alignment member on the base configured to align the component on the interconnect.
 11. The test socket of claim 10 further comprising a second interposer substantially similar and interchangeable with the interposer adapted to configure the socket base for testing a second semiconductor component.
 12. The test socket of claim 10 further comprising a force applying mechanism on the socket base configured to bias the component and the interconnect together.
 13. The test socket of claim 10 wherein the interconnect comprises a substrate and the first contacts comprise conductive pockets on the substrate.
 14. The test socket of claim 10 wherein the interconnect comprises a substrate and the first contacts comprise conductive projections on the substrate.
 15. The test socket of claim 10 wherein the interconnect comprises a substrate and an elastomeric layer on the substrate, and the first contacts comprise conductive pockets in the elastomeric layer.
 16. A test socket for testing a semiconductor component having a plurality of contact balls comprising: a socket base comprising a plurality of contacts with a first pitch; an interposer adapted to configure the socket base for testing the semiconductor component, the interposer comprising: an interposer base configured for mounting to the socket base, the interposer base comprising a plurality of first contacts configured for temporary electrical engagement with the contacts on the socket base and a plurality of fan out conductors in electrical communication with the first contacts; an interconnect on the interposer base comprising a plurality of second contacts having the second pitch, the second contacts in electrical communication with the conductors on the interposer base and configured to form temporary electrical connections with the contact balls on the component; and an alignment member on the interposer base configured to align the component on the interconnect.
 17. The test socket of claim 16 wherein the contacts on the socket base comprise y-shaped segments.
 18. The test socket of claim 16 wherein the contacts on the socket base comprise zero insertion force contacts.
 19. The test socket of claim 16 wherein the alignment member comprises a polymer layer.
 20. The test socket of claim 16 wherein the alignment member comprises a plate having an alignment opening therein. 